ARM Cortex-A35

To access the RMR:
MRC p15,0,<Rt>,c12,c0,2 ; Read RMR into Rt
MCR p15,0,<Rt>,c12,c0,2 ; Write Rt to RMR
Register access is encoded as follows:
Table B1-88 RMR access encoding
coproc opc1 CRn CRm opc2
1111 000 1100 0000 010
B1 AArch32 system registers
B1.103 Reset Management Register
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
B1-327
Non-Confidential