ARM Cortex-A35

Table B2-3 AArch64 virtual memory control registers (continued)
Name Type Reset Width Description
AMAIR_EL3 RW
0x0000000000000000
64 B2.27 Auxiliary Memory Attribute Indirection Register, EL3
on page B2-396
CONTEXTIDR_EL1 RW UNK 32
Context ID Register, EL1
See the Arm
®
Architecture Reference Manual Armv8, for Armv8-A
architecture profile.
B2 AArch64 system registers
B2.4 AArch64 Virtual memory control registers
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
B2-367
Non-Confidential