ARM Cortex-A35

To access the CPACR_EL1:
MRS <Xt>, CPACR_EL1 ; Read CPACR_EL1 into Xt
MSR CPACR_EL1, <Xt> ; Write Xt to CPACR_EL1
Register access is encoded as follows:
Table B2-24 CPACR_EL1 access encoding
op0 op1 CRn CRm op2
11 000 0001 0000 010
B2 AArch64 system registers
B2.31 Architectural Feature Access Control Register, EL1
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
B2-403
Non-Confidential