ARM Cortex-A35 User Manual

Table B2-36 ISS field contents for the Cortex-A35 processor
ISS[23:22] ISS[1:0] Description
0b00 0b00
DECERR on external access
0b00 0b01
Double-bit error detected on dirty line in L2 cache
0b00 0b10
SLVERR on external access
0b01 0b00
nSEI, or nVSEI in a guest OS, asserted
0b01 0b01
nREI asserted
To access the ESR_EL3:
MRS <Xt>, ESR_EL3 ; Read EL3 Exception Syndrome Register
MSR ESR_EL3, <Xt> ; Write EL3 Exception Syndrome Register
Register access is encoded as follows:
Table B2-37 ESR_EL3 access encoding
op0 op1 CRn CRm op2
11 110 0101 0010 000
B2 AArch64 system registers
B2.43 Exception Syndrome Register, EL3
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
B2-428
Non-Confidential

ARM Cortex-A35 Specifications

General

Brand	ARM
Model	Cortex-A35
Category	Computer Hardware
Language	English