EasyManuals Logo

ARM Cortex-A35 User Manual

Default Icon
894 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #478 background imageLoading...
Page #478 background image
0x1 Security implemented. This includes support for Monitor mode and the SMC
instruction.
ProgMod, [3:0]
Indicates support for the standard programmers model for Armv4 and later.
Model must support User, FIQ, IRQ, Supervisor, Abort, Undefined, and System modes:
0x1 Supported.
To access the ID_PFR1_EL1:
MRS <Xt>, ID_PFR1_EL1 ; Read ID_PFR1_EL1 into Xt
Register access is encoded as follows:
Table B2-60 ID_PFR1_EL1 access encoding
op0 op1 CRn CRm op2
1111 000 0000 0001 001
B2 AArch64 system registers
B2.68 AArch32 Processor Feature Register 1, EL1
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
B2-478
Non-Confidential

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex-A35 and is the answer not in the manual?

ARM Cortex-A35 Specifications

General IconGeneral
BrandARM
ModelCortex-A35
CategoryComputer Hardware
LanguageEnglish

Related product manuals