ARM Cortex-A35

To access the RMR_EL3:
MRS <Xt>, RMR_EL3 ; Read RMR_EL3 into Xt
MSR RMR_EL3, <Xt> ; Write Xt to RMR_EL3
Register access is encoded as follows:
Table B2-81 RMR_EL3 access encoding
op0 op1 CRn CRm op2
11 110 1100 0000 010
B2 AArch64 system registers
B2.87 Reset Management Register, EL3
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
B2-520
Non-Confidential