ARM Cortex-A35

Table A10-7 CHI transactions (continued)
Attributes CHI transaction
Memory type Shareability SnpAttr Load Store Load
exclusive
Store exclusive
Normal, inner Write-
Back, outer Write-Back
Non-shared Non-
snoopable
ReadNoSnp WriteNoSnp
ReadNoSnp WriteNoSnp
Inner-shared Inner
snoopable
ReadShared
ReadUnique,
CleanUnique, or
MakeUnique if
allocating into the
cache, then a
WriteBackFull when
the line is evicted.
WriteUniqueFull or
WriteUniquePtl if not
allocating into the
cache.
ReadShared with
Excl set to HIGH
CleanUnique with
Excl set to HIGH if
required, then a
WriteBackFull when
the line is evicted
Outer-shared Outer
snoopable
Related information
Arm® AMBA® 5 CHI Protocol Specification
A10 CHI Master Interface
A10.5 CHI transactions
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
A10-133
Non-Confidential