EasyManuals Logo

ARM Cortex-A35 User Manual

Default Icon
894 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #153 background imageLoading...
Page #153 background image
Table B1-2 c0 register summary
Op1 CRm Op2 Name Reset Description
0 c0 0 MIDR
0x411FD040
B1.96 Main ID Register on page B1-313
1 CTR
0x84448004
B1.46 Cache Type Register on page B1-219
2 TCMTR
0x00000000
B1.108 TCM Type Register on page B1-339
3 TLBTR
0x00000000
B1.109 TLB Type Register on page B1-340
4, 7 MIDR
0x411FD040
Aliases of Main ID Register, B1.96 Main ID Register on page B1-313
5 MPIDR -
B1.97 Multiprocessor Affinity Register on page B1-315
The reset value depends on the primary inputs, CLUSTERIDAFF1 and
CLUSTERIDAFF2, and the number of cores that the device implements.
6 REVIDR
0x00000000
B1.102 Revision ID Register on page B1-325
c1 0 ID_PFR0
0x00000131
B1.84 Processor Feature Register 0 on page B1-289
1 ID_PFR1
0x10011011
B1.85 Processor Feature Register 1 on page B1-291
Bits [31:28] are 0x1 if the GIC CPU interface is implemented and enabled, and
0x0 otherwise.
2 ID_DFR0
0x03010066
B1.73 Debug Feature Register 0 on page B1-267
Bits [19:16] are 0x1 if ETM is implemented, and 0x0 otherwise.
3 ID_AFR0
0x00000000
B1.72 Auxiliary Feature Register 0 on page B1-266
4 ID_MMFR0
0x10201105
B1.80 Memory Model Feature Register 0 on page B1-281
5 ID_MMFR1
0x40000000
B1.81 Memory Model Feature Register 1 on page B1-283
6 ID_MMFR2
0x01260000
B1.82 Memory Model Feature Register 2 on page B1-285
7 ID_MMFR3
0x02102211
B1.83 Memory Model Feature Register 3 on page B1-287
c2 0 ID_ISAR0
0x02101110
B1.74 Instruction Set Attribute Register 0 on page B1-269
1 ID_ISAR1
0x13112111
B1.75 Instruction Set Attribute Register 1 on page B1-271
2 ID_ISAR2
0x21232042
B1.76 Instruction Set Attribute Register 2 on page B1-273
3 ID_ISAR3
0x01112131
B1.77 Instruction Set Attribute Register 3 on page B1-275
4 ID_ISAR4
0x00011142
B1.78 Instruction Set Attribute Register 4 on page B1-277
5 ID_ISAR5
0x00011121
B1.79 Instruction Set Attribute Register 5 on page B1-279
ID_ISAR5 has the value 0x00010001 if the Cryptographic Extension is not
implemented and enabled.
B1 AArch32 system registers
B1.2 c0 registers
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
B1-153
Non-Confidential

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex-A35 and is the answer not in the manual?

ARM Cortex-A35 Specifications

General IconGeneral
BrandARM
ModelCortex-A35
CategoryComputer Hardware
LanguageEnglish

Related product manuals