EasyManua.ls Logo

ARM Cortex-A35 - Page 442

Default Icon
894 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Trap coprocessor primary register CRn = 13. The possible values are:
0 Has no effect on Non-secure accesses to CP15 registers.
1 Trap valid Non-secure accesses to coprocessor primary register CRn = 13 to Hyp mode.
The reset value is 0.
T12, [12]
Trap coprocessor primary register CRn = 12. The possible values are:
0 Has no effect on Non-secure accesses to CP15 registers.
1 Trap valid Non-secure accesses to coprocessor primary register CRn = 12 to Hyp mode.
The reset value is 0.
T11, [11]
Trap coprocessor primary register CRn = 11. The possible values are:
0 Has no effect on Non-secure accesses to CP15 registers.
1 Trap valid Non-secure accesses to coprocessor primary register CRn = 11 to Hyp mode.
The reset value is 0.
T10, [10]
Trap coprocessor primary register CRn = 10. The possible values are:
0 Has no effect on Non-secure accesses to CP15 registers.
1 Trap valid Non-secure accesses to coprocessor primary register CRn = 10 to Hyp mode.
The reset value is 0.
T9, [9]
Trap coprocessor primary register CRn = 9. The possible values are:
0 Has no effect on Non-secure accesses to CP15 registers.
1 Trap valid Non-secure accesses to coprocessor primary register CRn = 9 to Hyp mode.
The reset value is 0.
T8, [8]
Trap coprocessor primary register CRn = 8. The possible values are:
0 Has no effect on Non-secure accesses to CP15 registers.
1 Trap valid Non-secure accesses to coprocessor primary register CRn = 8 to Hyp mode.
The reset value is 0.
T7, [7]
Trap coprocessor primary register CRn = 7. The possible values are:
0 Has no effect on Non-secure accesses to CP15 registers.
1 Trap valid Non-secure accesses to coprocessor primary register CRn = 7 to Hyp mode.
The reset value is 0.
T6, [6]
Trap coprocessor primary register CRn = 6. The possible values are:
0 Has no effect on Non-secure accesses to CP15 registers.
1 Trap valid Non-secure accesses to coprocessor primary register CRn = 6 to Hyp mode.
B2 AArch64 system registers
B2.50 Hyp System Trap Register, EL2
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
B2-442
Non-Confidential

Table of Contents

Related product manuals