EasyManuals Logo

ARM Cortex-A35 User Manual

Default Icon
894 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #715 background imageLoading...
Page #715 background image
Table C10-7 Memory-mapped PMU register summary (continued)
Offset Name Type Description
0xC40
PMINTENSET_EL1 RW
Performance Monitors Interrupt Enable Set Register
0xC44-0xC5C
- - Reserved
0xC60
PMINTENCLR_EL1 RW
Performance Monitors Interrupt Enable Clear Register
0xC64-0xC7C
- - Reserved
0xC80
PMOVSCLR_EL0 RW
Performance Monitors Overflow Flag Status Register
0xC84-0xC9C
- - Reserved
0xCA0
PMSWINC_EL0 WO
Performance Monitors Software Increment Register
0xCA4-0xCBC
- - Reserved
0xCC0
PMOVSSET_EL0 RW Performance Monitors Overflow Flag Status Set Register
0xCC4-0xDFC
- - Reserved
0xE00
PMCFGR RO C10.10 Performance Monitors Configuration Register on page C10-717
0xE04
PMCR_EL0 RW
Performance Monitors Control Register
0xE08-0xE1C
- - Reserved
0xE20
PMCEID0_EL0 RO C10.7 Performance Monitors Common Event Identification Register 0, EL0
on page C10-707
0xE24
PMCEID1_EL0 RO C10.8 Performance Monitors Common Event Identification Register 1, EL0
on page C10-711
0xE28-0xFA4 - - Reserved
0xFA8
PMDEVAFF0 RO Performance Monitors Device Affinity Register 0, see B2.84 Multiprocessor
Affinity Register, EL1 on page B2-512
0xFAC
PMDEVAFF1 RO Performance Monitors Device Affinity Register 1, see B2.84 Multiprocessor
Affinity Register, EL1 on page B2-512
0xFB0
PMLAR WO
Performance Monitors Lock Access Register
0xFB4
PMLSR RO Performance Monitors Lock Status Register
0xFB8
PMAUTHSTATUS RO
Performance Monitors Authentication Status Register
0xFBC
PMDEVARCH Performance Monitors Device Architecture Register
0xFC0-0xFC8
- - Reserved
0xFCC
PMDEVTYPE RO
Performance Monitors Device Type Register
0xFD0
PMPIDR4 RO C10.16 Performance Monitors Peripheral Identification Register 4
on page C10-724
0xFD4
PMPIDR5 RO C10.17 Performance Monitors Peripheral Identification Register 5-7
on page C10-725
0xFD8
PMPIDR6 RO
0xFDC
PMPIDR7 RO
0xFE0
PMPIDR0 RO C10.12 Performance Monitors Peripheral Identification Register 0
on page C10-720
C10 PMU registers
C10.9 Memory-mapped PMU register summary
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
C10-715
Non-Confidential

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex-A35 and is the answer not in the manual?

ARM Cortex-A35 Specifications

General IconGeneral
BrandARM
ModelCortex-A35
CategoryComputer Hardware
LanguageEnglish

Related product manuals