EasyManuals Logo

ARM Cortex-A35 User Manual

Default Icon
894 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #646 background imageLoading...
Page #646 background image
Table C8-1 Memory-mapped debug register summary (continued)
Offset Name Type Width Description
0x838
DBGWCR3_EL1 RW 32 C7.3 Debug Watchpoint Control Registers, EL1 on page C7-639
0x83C-0xCFC
- - - Reserved
0xD00
MIDR_EL1 RO 32 B2.83 Main ID Register, EL1 on page B2-510
0xD04-0xD1C
- - - Reserved
0xD20
EDPFR[31:0] RO 64 C8.6 External Debug Processor Feature Register on page C8-653
0xD24
EDPFR[63:32]
0xD28
EDDFR[31:0] RO 64 C8.7 External Debug Feature Register on page C8-655
0xD2C
EDDFR[63:32]
0xD30-0xD34 - - - Reserved
0xD38-0xD3C - - - Reserved
0xD60-0xEFC
- - - Reserved
0xF00
EDITCTRL RW 32 C8.3 External Debug Integration Mode Control Register
on page C8-650
0xF04-0xF9C
- - - Reserved
0xFA0
DBGCLAIMSET_EL1 RW 32 Debug ClaimTag Set register
0xFA4
DBGCLAIMCLR_EL1 RW 32 Debug Claim Tag Clear Register
0xFA8
EDDEVAFF0 RO 32 B2.84 Multiprocessor Affinity Register, EL1 on page B2-512
0xFAC
EDDEVAFF1 RO 32 B2.84 Multiprocessor Affinity Register, EL1 on page B2-512
0xFB0
EDLAR WO 32
External Debug Lock Access Register
0xFB4
EDLSR RO 32 External Debug Lock Status Register
0xFB8
DBGAUTHSTATUS_EL1 RO 32
Debug Authentication Status Register
0xFBC
EDDEVARCH RO 32 External Debug Device Architecture Register
0xFC0
EDDEVID2 RO 32 External Debug Device ID Register 2, RES0
0xFC4
EDDEVID1 RO 32 C8.5 External Debug Device ID Register 1 on page C8-652
0xFC8
EDDEVID RO 32 C8.4 External Debug Device ID Register 0 on page C8-651
0xFCC
EDDEVTYPE RO 32
External Debug Device Type Register
0xFD0
EDPIDR4 RO 32 C8.13 External Debug Peripheral Identification Register 4
on page C8-662
0xFD4-0xFDC
EDPIDR5-7 RO 32 C8.14 External Debug Peripheral Identification Register 5-7
on page C8-663
0xFE0
EDPIDR0 RO 32 C8.9 External Debug Peripheral Identification Register 0
on page C8-658
0xFE4
EDPIDR1 RO 32 C8.10 External Debug Peripheral Identification Register 1
on page C8-659
0xFE8
EDPIDR2 RO 32 C8.11 External Debug Peripheral Identification Register 2
on page C8-660
C8 Memory-mapped debug registers
C8.1 Memory-mapped debug register summary
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
C8-646
Non-Confidential

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex-A35 and is the answer not in the manual?

ARM Cortex-A35 Specifications

General IconGeneral
BrandARM
ModelCortex-A35
CategoryComputer Hardware
LanguageEnglish

Related product manuals