Table B-1 Armv8 Debug UNPREDICTABLE behaviors (continued)
Scenario Behavior
P = 31: reads and writes of
PMXEVCNTR_EL0
The processor implements:
• RES0.
n ≥ M: Direct access to PMEVCNTRn_EL0
and PMEVTYPERn_EL0
The processor implements:
• If n ≥ N, then the instruction is UNALLOCATED.
• Otherwise if n ≥ M, then the register is RES0.
Exiting Debug state while instruction issued
through EDITR is in flight
The processor implements the following option:
• The instruction completes in Debug state before executing the restart.
Using memory-access mode with a non-word-
aligned address
The processor behaves as indicated in the sole Preference:
• Does unaligned accesses, faulting if these are not permitted for the memory type.
Access to memory-mapped registers mapped
to Normal memory
The processor behaves as indicated in the sole Preference:
• The access is generated, and accesses might be repeated, gathered, split or resized,
in accordance with the rules for Normal memory, meaning the effect is
UNPREDICTABLE.
Not word-sized accesses or (AArch64 only)
doubleword-sized accesses
The processor behaves as indicated in the sole Preference:
• Reads occur and return UNKNOWN data.
• Writes set the accessed register(s) to UNKNOWN.
External debug write to register that is being
reset
The processor behaves as indicated in the sole Preference:
• Takes reset value.
B AArch32 UNPREDICTABLE Behaviors
B.4 Armv8 Debug UNPREDICTABLE behaviors
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
Appx-B-887
Non-Confidential
To Next Page
Loading...
