EasyManua.ls Logo

NXP Semiconductors MPC5566 - Esci Data Register (Escix_Dr)

NXP Semiconductors MPC5566
1268 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Enhanced Serial Communication Interface (eSCI)
MPC5566 Microcontroller Reference Manual, Rev. 2
21-8 Freescale Semiconductor
21.3.3.3 eSCI Data Register (ESCIx_DR)
6
BRK13
Break transmit character length. Determines whether the transmit break character is either 10 or 11, or 13 or 14 bits
long. The detection of a framing error is not affected by this bit.
0 Break Character is 10 or 11 bits long
1 Break character is 13 or 14 bits long
Note: LIN 2.0 now requires that a break character is always 13 bits long, always set this bit to 1. The eSCI works
with BRK13=0, but it violates LIN 2.0.
7 Reserved. This bit is readable/writable, but has no effect on the operation of the eSCI module.
8
BESM13
Bit error sample mode, bit 13. Determines when to sample the incoming bit to detect a bit error. This only applies
when FBR is set.
0 Sample at RT clock 9
1 Sample at RT clock 13 (Refer to Section 21.4.5.3, “Data Sampling”)
9
SBSTP
SCI bit error stop. Stops the SCI when a bit error is asserted. This allows to stop driving the LIN bus quickly after a
bit error has been detected.
0 Byte is completely transmitted
1 Byte is partially transmitted
10–11 Reserved.
12
ORIE
Overrun error interrupt enable. Generates an interrupt, when a frame error is detected. For a list of interrupt enables
and flags, Refer to Table 21-21.
13
NFIE
Noise flag interrupt enable. Generates an interrupt, when noise flag is set. For a list of interrupt enables and flags,
Refer to Ta ble 21 -21 .
14
FEIE
Frame error interrupt enable. Generates an interrupt, when a frame error is detected. For a list of interrupt enables
and flags, Refer to Table 21-21.
15
PFIE
Parity flag interrupt enable. Generates an interrupt, when parity flag is set. For a list of interrupt enables and flags,
Refer to Ta ble 21 -21 .
Address: Base + 0x0006 Access: R/W
0123456789101112131415
RR8
T8
000000R7R6R5R4R3R2R1R0
W T7 T6 T5 T4 T3 T2 T1 T0
Reset0000000000000000
Figure 21-4. eSCI Data Register (ESCIx_DR)
Table 21-4. ESCIx_CR2 Field Description (continued)
Field Description
Break Length:
ESCIx_CR1[M]
01
BRK13
010 11
113 14

Table of Contents

Related product manuals