EasyManua.ls Logo

NXP Semiconductors MPC5566 - Interrupt Masks High Register (Icanx_Imrh)

NXP Semiconductors MPC5566
1268 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MPC5566 Microcontroller Reference Manual, Rev. 2
22-22 Freescale Semiconductor
22.3.3.8 Interrupt Masks High Register (ICANx_IMRH)
CANx_IMRH allows any number of a range of 32 message buffer interrupts to be enabled or disabled. It
contains one interrupt mask bit per buffer, enabling the CPU to determine which buffer generates an
interrupt after a successful transmission or reception (that is, when the corresponding IFRH bit is set).
22.3.3.9 Interrupt Masks Low Register (CANx_IMRL)
CANx_IMRL allows enabling or disabling any number of a range of 32 message buffer interrupts. It
contains one interrupt mask bit per buffer, enabling the CPU to determine which buffer generates an
interrupt after a successful transmission or reception (that is, when the corresponding IFRL bit is set).
30
ERRINT
Error interrupt. This status bit indicates that at least one of the error bits (bits 16-21) is set. If
CANx_CR[ERRMSK] is set, an interrupt is generated to the CPU. This bit is cleared by writing it to 1.
Writing 0 has no effect.
0 No such occurrence
1 Indicates setting of any error bit in the CANx_ESR
31 Reserved.
Address: Base + 0x0024 Access: User R/W
0123456789101112131415
R
BUF
63M
BUF
62M
BUF
61M
BUF
60M
BUF
59M
BUF
58M
BUF
57M
BUF
56M
BUF
55M
BUF
54M
BUF
53M
BUF
52M
BUF
51M
BUF
50M
BUF
49M
BUF
48M
W
Reset0000000000000000
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
R
BUF
47M
BUF
46M
BUF
45M
BUF
44M
BUF
43M
BUF
42M
BUF
41M
BUF
40M
BUF
39M
BUF
38M
BUF
37M
BUF
36M
BUF
35M
BUF
34M
BUF
33M
BUF
32M
W
Reset0000000000000000
Figure 22-10. Interrupt Masks High Register (CANx_IMRH)
Table 22-13. CANx_IMRH Field Descriptions
Field Description
0–31
BUFnM
Message buffer n mask. Enables or disables the respective FlexCAN2 message buffer (MB63 to MB32)
Interrupt.
0 The corresponding buffer Interrupt is disabled
1 The corresponding buffer Interrupt is enabled
Note: Setting or clearing a bit in the IMRH register can assert or negate an interrupt request, respectively.
Table 22-12. CANx_ESR Field Descriptions (continued)
Field Description

Table of Contents

Related product manuals