EasyManua.ls Logo

NXP Semiconductors MPC5566 - Overview

NXP Semiconductors MPC5566
1268 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Nexus
MPC5566 Microcontroller Reference Manual, Rev. 2
25-28 Freescale Semiconductor
25.10.3 Overview
Table 25-18 contains a set of terms and definitions associated with the NZ6C3 module.
25.10.4 Features
The NZ6C3 module is compliant with Class 3 of the IEEE®-ISTO 5001-2003 standard. The following
features are implemented:
Program trace via branch trace messaging (BTM). Branch trace messaging displays program flow
discontinuities (direct and indirect branches, exceptions, etc.), allowing the development tool to
interpolate what transpires between the discontinuities. Thus static code may be traced.
Table 25-18. Terms and Definitions
Term Description
IEEE®-ISTO 5001 Consortium and standard for real-time embedded system design. World wide
Web documentation at http://www.ieee-isto.org/Nexus5001
Auxiliary Port Refers to Nexus auxiliary port. Used as auxiliary port to the IEEE® 1149.1
JTAG interface.
Branch Trace Messaging
(BTM)
Visibility of addresses for taken branches and exceptions, and the number of
sequential instructions executed between each taken branch.
Client A functional block on an embedded processor which requires development
visibility and controllability. Examples are a central processing unit (CPU) or an
intelligent peripheral.
Data Read Message (DRM) External visibility of data reads to memory-mapped resources.
Data Write Message (DWM) External visibility of data writes to memory-mapped resources.
Data Trace Messaging (DTM) External visibility of how data flows through the embedded system. This may
include DRM and/or DWM.
JTAG Compliant Device complying to IEEE® 1149.1 JTAG standard
JTAG IR & DR Sequence JTAG instruction register (IR) scan to load an opcode value for selecting a
development register. The JTAG IR corresponds to the OnCE command
register (OCMD). The selected development register is then accessed via a
JTAG data register (DR) scan.
Nexus1 The e200z6 (OnCE) debug module. This module integrated with each e200z6
processor provides all static (core halted) debug functionality. This module is
compliant with Class1 of the IEEE®-ISTO 5001 standard.
Ownership Trace
Message (OTM)
Visibility of process/function that is currently executing.
Public Messages Messages on the auxiliary pins for accomplishing common visibility and
controllability requirements
Standard The phrase ‘according to the standard’ is used to indicate according to the
IEEE®-ISTO 5001 standard.
Transfer Code (TCODE) Message header that identifies the number and/or size of packets to be
transferred, and how to interpret each of the packets.
Watchpoint A data or instruction breakpoint which does not cause the processor to halt.
Instead, a pin is used to signal that the condition occurred. A watchpoint
message is also generated.

Table of Contents

Related product manuals