Deserial Serial Peripheral Interface (DSPI)
MPC5566 Microcontroller Reference Manual, Rev. 2
20-26 Freescale Semiconductor
The following table describes the fields in the DSPI pop receive FIFO register:
20.3.2.8 DSPI Transmit FIFO Registers 0–3 (DSPIx_TXFRn)
The DSPIx_TXFRn registers provide visibility into the TX FIFO for debugging purposes. Each register is
an entry in the TX FIFO. The registers are read-only and cannot be modified. Reading the DSPIx_TXFRn
registers does not alter the state of the TX FIFO. The MCU uses four registers to implement the TX FIFO,
that is DSPIx_TXFR0–DSPIx_TXFR3 are used.
The following table describes the fields in the DSPI transmit FIFO register:
Table 20-9. DSPIx_POPR Field Descriptions
Field Description
0–15 Reserved, must be cleared.
16–31
RXDATA
[0:15]
Received data. The RXDATA field contains the SPI data from the RX FIFO entry pointed to by the pop next data
pointer (POPNXTPTR).
Address:
Base + 0x003C (DSPIx_TXFR0)
Base + 0x0040 (DSPIx_TXFR1)
Base + 0x0044 (DSPIx_TXFR2)
Base + 0x0048 (DSPIx_TXFR3)
Access: R/O
0123456789101112131415
RTXCMD
W
Reset0000000000000000
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
RTXDATA
W
Reset0000000000000000
Figure 20-10. DSPI Transmit FIFO Register 0–3 (DSPIx_TXFRn)
Table 20-10. DSPIx_TXFRn Field Descriptions
Field Description
0–15
TXCMD
[0:15]
Transmit command. Contains the command that sets the transfer attributes for the SPI data. See Section 20.3.2.6,
“DSPI PUSH TX FIFO Register (DSPIx_PUSHR),” for details on the command field.
16–31
TXDATA
[0:15]
Transmit data. Contains the SPI data to be shifted out.
To Next Page
Loading...
