EasyManua.ls Logo

NXP Semiconductors MPC5566 - Pad Configuration Register 100 (SIU_PCR100)

NXP Semiconductors MPC5566
1268 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
System Integration Unit (SIU)
MPC5566 Microcontroller Reference Manual, Rev. 2
6-56 Freescale Semiconductor
6.3.1.66 Pad Configuration Register 100 (SIU_PCR100)
The SIU_PCR100 register controls the function, direction, and electrical attributes of
PCSA[4]_SOUTD_GPIO[100]. This register allows selection of the PCSA[4], SOUTD, and GPIO
functions.
Figure 6-67. PCSA[4]_SOUTD_GPIO[100] Pad Configuration Register (SIU_PCR100)
Refer to Table 6-19 for bit field definitions. Table 6-66 lists the PA fields for
PCSA[4]_SOUTD_GPIO[100].
6.3.1.67 Pad Configuration Registers 101 (SIU_PCR101)
The SIU_PCR101 register controls the function, direction, and electrical attributes of
PCSA[5]_PCSB[3]_GPIO[101]. This register allows selection of the PCSA[5], PCSB[3] and GPIO
functions.
Figure 6-68. PCSA[5]_PCSB[3]_GPIO[101] Pad Configuration Register (SIU_PCR101)
Address: Base + 0x0108 Access: R/W
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
R 0 0 0 0
PA
1
1
The PCSA[4] function is available on the MPC5566 only.
OBE
2
2
When configured as PCSA[4] or SOUTD, the OBE bit has no effect. When configured as GPDO, set the OBE to 1.
IBE
3
3
When PCSA[4] or SOUTD is configured for slave operation, set the IBE bit to 1. When the pad is configured as an output, set
the IBE bit to 1 to show the pin state in the GPDI register. Clear the IBE bit to 0 to reduce power consumption. When configured
as GPDI, set the IBE bit to 1.
0 0
ODE HYS SRC WPE WPS
W
RESET: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1
Table 6-66. PCR100 PA Field Definitions
PA Field Pin Function
0b00 GPIO[100]
0b01 PCSA[4]
0b10 SOUTD
0b11 PCSA[4]
Address: Base + 0x010A Access: R/W
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
R 0 0 0 0
PA
1
1
The PCSA[5] function is available on the MPC5566 only.
OBE
2
2
When configured as PCSA[5] or PCSB[3], the OBE bit has no effect. When configured as GPDO, set the OBE bit to 1.
IBE
3
3
When the pad is configured as an output, set the IBE bit to 1 to show the pin state in the GPDI register. Clear the IBE bit to 0
to reduce power consumption. When configured as GPDI, set the IBE bit to 1.
0 0
ODE HYS SRC WPE WPS
W
RESET: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1

Table of Contents

Related product manuals