NXP Semiconductors MPC5566 - Receive Control Register (RCR)

Fast Ethernet Controller (FEC)
MPC5566 Microcontroller Reference Manual, Rev. 2
Freescale Semiconductor 15-19
Table 15-12 describes the fields and functions in the MIB block control register (MIBC):
15.3.4.2.9 Receive Control Register (RCR)
The RCR is programmed by the application. The RCR controls the operational mode of the receive block
and must be written only when ECR[ETHER_EN] = 0 (initialization time).
Address: Base + 0x0064 Access: User R/W
0 123456 7 89101112131415
RMIB_
DIS
ABLE
MIB_
IDLE
00000000000000
W
Reset1100000000000000
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
R0000000000000000
W
Reset0000000000000000
Figure 15-10. MIB Control Register (MIBC)
Table 15-12. MIBC Field Descriptions
Field Description
0
MIB_DISABLE
A read/write control bit. If set, the MIB logic halts and does not update any MIB counters.
1
MIB_IDLE
A read-only status bit. If set the MIB block is not currently updating any MIB counters.
2–31 Reserved
Address: Base + 0x0084 Access: User R/W
0 123456789101112131415
R 00000
MAX_FL
W
Reset000001011110 1 110
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
R 0000000000
FCE
BC_
REJ
PROM
MII_
MODE
DRT LOOP
W
Reset000000000000 0 001
Figure 15-11. Receive Control Register (RCR)