EasyManua.ls Logo

NXP Semiconductors MPC5566 - Overview

NXP Semiconductors MPC5566
1268 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
System Integration Unit (SIU)
MPC5566 Microcontroller Reference Manual, Rev. 2
Freescale Semiconductor 6-3
6.1.2 Overview
The system integration unit (SIU) is accessed by the e200z6 core through the system bus crossbar switch
(XBAR) and the peripheral bridge A (PBRIDGE_A). Table 6-1 lists the features the SIU configures:
:
6.1.3 Modes of Operation
The MPC5500 family of devices has several operating modes for configuring and testing the chip:
Table 6-1. SIU Features
Feature Description
MCU reset operations Controls the external pin boot logic
System reset operations Monitors internal and external reset sources, and drives the RSTOUT
signal
Power-on reset support
Reset status register providing last reset source to software
Glitch detection on reset input
Software controlled reset assertion
Pad configuration registers Enables the configuration and initialization of the I/O pin electrical characteristics using
software to select the following:
Active function from the set of multiplexed functions
Pullup and pulldown characteristics of the pin
Slew rate for slow and medium pads
Open drain mode for output pins
Hysteresis for input pins
Drive strength of bus signals for fast pads
External interrupt operations 16 interrupt requests
Rising- or falling-edge event detection
Programmable digital filter for glitch rejection
General-purpose I/O (GPIO) Provides uniform and discrete I/O control of 178 MCU general-purpose I/O pins, where
each GPIO signal has an input register and an output register.
Internal peripheral multiplexing Provides flexibility to customize signal/pin assignments for application development that
allows:
Serial and parallel chaining of DSPIs
Flexible selection of eQADC trigger inputs
Assignment of interrupt requests (IRQs) between external pins and DSPI
Table 6-2. SIU Operating Modes
Operating Mode Description
Normal In normal mode, the SIU provides the register interface and logic that controls the device and
system configuration, the reset controller, and GPIO. The SIU continues operation with no
changes in stop mode.
Debug SIU operation in debug mode is identical to operation in normal mode.

Table of Contents

Related product manuals