EasyManua.ls Logo

NXP Semiconductors MPC5566 - Page 545

NXP Semiconductors MPC5566
1268 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
External Bus Interface (EBI)
MPC5566 Microcontroller Reference Manual, Rev. 2
12-58 Freescale Semiconductor
Table 12-24 summarizes how the EBI recognizes the termination signals provided from an external device.
Figure 12-37 shows an example of the termination signals protocol for back-to-back reads to two different
slave devices who properly take turns driving the termination signals. This assumes a system using slave
devices that drive termination signals.
Figure 12-37. Termination Signals Protocol Timing Diagram
Table 12-24. Termination Signals Protocol
TEA
1
1
Latched version (delayed one cycle) is used for the externally
driven TEA and TA.
TA
1
Action
Negated Negated No termination
Asserted Transfer error termination
Negated Asserted Normal transfer termination
The EBI drives address and control signals an extra cycle because it uses a latched version of TA
*
This is the earliest that the EBI can start another transfer, in the case of continuing a set of small accesses.
For all other cases, an extra cycle is needed before the EBI can start another TS.
**
CLKOUT
BB
TS
DATA[0:31]
TA
, TEA
ADDR[8:31]
RD_WR
TSIZ[0:1]
Slave 1 Slave 2**
**
(1 cycle delayed) to terminate the cycle. An external master is not required to do this.
Slave 1
negates
acknowledge
signals and
‘turns off
Slave 2
negates
acknowledge
signals and
‘turns off
Slave 2
allowed to
drive
acknowledge
signals
Slave 1
allowed to
drive
acknowledge
signals

Table of Contents

Related product manuals