EasyManua.ls Logo

NXP Semiconductors MPC5566 - Page 558

NXP Semiconductors MPC5566
1268 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
External Bus Interface (EBI)
MPC5566 Microcontroller Reference Manual, Rev. 2
Freescale Semiconductor 12-71
Figure 12-48 shows a 32-bit read from an external master in 16-bit data bus mode.
Figure 12-48. External Master 32-bit Read from MCU with DBM = 1
Receive bus grant and bus busy
negated for second cycle
Assert BB drive address
and assert TS
Using the internal arbiter
CLKOUT
BR (Input)
RD_WR
TSIZ[0:1]
BDIP
BG
BB
ADDR[8:31]
DATA[0:15]
TS
(Input)
Minimum
two wait states
DATA is valid
TA (Output)
‘00’
DATA is valid

Table of Contents