EasyManua.ls Logo

NXP Semiconductors MPC5566 - Page 199

NXP Semiconductors MPC5566
1268 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Peripheral Bridge (PBRIDGE A and PBRIDGE B)
MPC5566 Microcontroller Reference Manual, Rev. 2
5-10 Freescale Semiconductor
The presence or absence of a module’s 4-bit access field in PBRIDGE_x_PACR or PBRIDGE_x_OPACR
is based on whether the peripheral is present on the device. When no peripheral is connected, the field is
not implemented and is read as zero. Writes are ignored.
NOTE
Table 5-6 lists all of the access fields in the PACRs and OPACRs in both
PBRIDGE A and PBRIDGE B, and each of the peripherals present on the
device.
2, 6, 10, 14, 18,
22, 26, 30
WPn
Write protect. Determines whether the peripheral allows write accesses. Write accesses allowed by
default.
0 This peripheral allows write accesses.
1 This peripheral is write protected. If a write access is attempted, the access is terminated with an error
response and no peripheral access is initiated on the slave bus.
3, 7, 11, 15, 19,
23, 27, 31
TPn
Trusted protect. Determines whether the peripheral allows accesses from an untrusted master.
Only trusted master privileges can access this register.
0 Accesses from an untrusted master are allowed.
1 Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master,
the access is terminated with an error response and no peripheral access is initiated on the slave bus.
Note: For PBRIDGE_A_PACR0 and PBRIDGE_B_PACR0, you must have trusted master privileges to
access PBRIDGE registers.
Note: Even though the TP0 bit (1) is writeable, the reset value for TP0 is always used.
Table 5-6. PACR and OPACR Access Control Registers and Peripheral Mapping
Register Register Address
Peripheral
Access Field #
Peripheral Type
Access Field
Default Value
PBRIDGE A
PBRIDGE_A_PACR0 PBRIDGE_A_Base + 0x0020 0 PBRIDGE A 0b0101
1–7 0b0000
PBRIDGE_A_OPACR0 PBRIDGE_A_Base + 0x0040 0 FMPLL 0b0100
1 EBI control 0b0100
2 Flash control 0b0100
3 0b0100
4 SIU 0b0100
5–7 0b0100
PBRIDGE_A_OPACR1 PBRIDGE_A_Base + 0x0044 0 eMIOS 0b0100
1–7 0b0100
Table 5-5. PBRIDGE_x_PACRn and PBRIDGE_x_OPACRn
Field Descriptions (continued)
Field Description

Table of Contents

Related product manuals