EasyManuals Logo

Infineon Technologies TC1796 User Manual

Infineon Technologies TC1796
2150 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1631 background imageLoading...
Page #1631 background image
TC1796
Peripheral Units (Vol. 2 of 2)
Micro Link Interface (MLI)
User’s Manual 23-122 V2.0, 2007-07
MLI, V2.0
The Receiver Interrupt Node Pointer Register RINPR contains the node pointers for the
MLI receiver events.
RINPR
Receiver Interrupt Node Pointer Register
(AC
H
) Reset Value: 0000 0000
H
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
0
r
1514131211109876543210
0 DRAIP 0 MPPEIP 0 CFRIP 0 NFRIP
rrwrrwrrwrrw
Field Bits Type Description
NFRIP [2:0] rw Normal Frame Received Interrupt Pointer
This bit field determines which service request output
SRx becomes active when a Normal Frame received
event occurs.
000
B
The service request output SR0 is selected.
001
B
The service request output SR1 is selected.
B
110
B
The service request output SR6 is selected.
111
B
The service request output SR7 is selected.
CFRIP [6:4] rw Command Frame Received Interrupt Pointer
This bit field determines which service request output
SRx becomes active when a Command Frame received
event occurs. Coding see NFRIP.
MPPEIP [10:8] rw Memory Protection or Parity Error Interrupt Pointer
This bit field determines which service request output
SRx becomes active when a memory protection/parity
error event occurs. Coding see NFRIP.
DRAIP [14:12] rw Discarded Read Answer Interrupt Pointer
This bit field determines which service request output
SRx becomes active when a discarded read answer
event occurs. Coding see NFRIP.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Infineon Technologies TC1796 and is the answer not in the manual?

Infineon Technologies TC1796 Specifications

General IconGeneral
BrandInfineon Technologies
ModelTC1796
CategoryController
LanguageEnglish