EasyManuals Logo

Infineon Technologies TC1796 User Manual

Infineon Technologies TC1796
2150 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #973 background imageLoading...
Page #973 background image
TC1796
System Units (Vol. 1 of 2)
On-Chip Debug Support
User’s Manual 17-1 V2.0, 2007-07
OCDS, V2.0
17 On-Chip Debug Support
This chapter gives an overview on the debug features of the TC1796 device. This
chapter does not describe the TC1796 debug functionality and capabilities in detail. For
detailed information about the On-Chip Debug Support (OCDS) functionality (e.g.
required for tool suppliers), please contact local Infineon representatives.
17.1 Overview
The TC1796 supports three levels of debug operation:
OCDS Level 1
OCDS Level 2
OCDS Level 3
OCDS Level 1
The OCDS Level 1 is mainly assigned for real-time software debugging purposes which
have a demand for low-cost standard debugger hardware.
The OCDS Level 1 is based on a JTAG interface that is used by the external debug
hardware to communicate with the system. The on-chip Cerberus module controls the
interactions between the JTAG interface and the on-chip modules. The external debug
hardware may become master of the internal buses, and read or write the on-chip
register/memory resources. The Cerberus also makes it possible to set breakpoint and
trigger conditions as well as to control user program execution (run/stop, break, single-
step).
OCDS Level 2
The OCDS Level 2 makes it possible to implement program tracing capabilities for
enhanced debuggers by extending the OCDS Level 1 debug functionality with an
additional 16-bit wide trace output port with trace clock. With the trace extension, the
following four trace capabilities are provided (only one of the four trace capabilities can
be selected at a time):
Trace of the CPU program flow
Trace of the PCP program flow
Trace of the DMA Controller transaction requests
Trace of the DMA Controller Move Engine status information
OCDS Level 3
The OCDS Level 3 is based on a Multi-Core Debug Solution (MCDS) using a special
TC1796 emulation device, the TC1796ED. This device has additional features required
for high-end emulation purposes. The TC1796ED includes the TC1796 product chip and
additional emulation extension hardware in a package with the same footprint as the

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Infineon Technologies TC1796 and is the answer not in the manual?

Infineon Technologies TC1796 Specifications

General IconGeneral
BrandInfineon Technologies
ModelTC1796
CategoryController
LanguageEnglish