EasyManuals Logo

Infineon Technologies TC1796 User Manual

Infineon Technologies TC1796
2150 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1370 background imageLoading...
Page #1370 background image
TC1796
Peripheral Units (Vol. 2 of 2)
Controller Area Network (MultiCAN) Controller
User’s Manual 22-75 V2.0, 2007-07
MultiCAN, V2.0
LECIE 2rwLast Error Code Interrupt Enable
LECIE enables the last error code interrupt of CAN
node x. This interrupt is generated with each update of bit
field NSRx.LEC with LEC > 0 (CAN protocol error).
0
B
Last error code interrupt is disabled.
1
B
Last error code interrupt is enabled.
Bit field NIPRx.LECINP selects the interrupt output line
which becomes activated at this type of interrupt.
ALIE 3rwAlert Interrupt Enable
ALIE enables the alert interrupt of CAN node x. This
interrupt is generated by any one of the following events:
A change of bit NSRx.BOFF
A change of bit NSRx.EWRN
A List Length Error, which also sets bit NSRx.LLE
A List Object Error, which also sets bit NSRx.LOE
A Bit INIT is set by hardware
0
B
Alert interrupt is disabled.
1
B
Alert interrupt is enabled.
Bit field NIPRx.ALINP selects the interrupt output line
which becomes activated at this type of interrupt.
CANDIS 4rwCAN Disable
Setting this bit disables the CAN node. The CAN node
first waits until it is bus-idle or bus-off. Then bit INIT is
automatically set, and an alert interrupt is generated if bit
ALIE is set.
CCE 6rwConfiguration Change Enable
0
B
The Bit Timing Register, the Port Control Register,
and the Error Counter Register can only be read.
All attempts to modify them are ignored.
1
B
The Bit Timing Register, the Port Control Register,
and the Error Counter Register may be read and
written.
CALM 7rwCAN Analyze Mode
If this bit is set, then the CAN node operates in Analyze
Mode. This means that messages may be received, but
not transmitted. No acknowledge is sent on the CAN bus
upon frame reception. Active-error flags are sent
recessive instead of dominant. The transmit line is
continuously held at recessive (1) level.
Bit CALM can be written only while bit INIT is set.
Field Bits Type Description

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Infineon Technologies TC1796 and is the answer not in the manual?

Infineon Technologies TC1796 Specifications

General IconGeneral
BrandInfineon Technologies
ModelTC1796
CategoryController
LanguageEnglish