EasyManua.ls Logo

Infineon Technologies TC1796 - Page 1425

Infineon Technologies TC1796
2150 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
TC1796
Peripheral Units (Vol. 2 of 2)
Controller Area Network (MultiCAN) Controller
User’s Manual 22-130 V2.0, 2007-07
MultiCAN, V2.0
INP [19:16] rw Interrupt Node Pointer
INP selects the interrupt output line INT_Om
(m = 0-15) that will be activated when a match is
detected between the cycle time and the time mark
value defined by TMV and if at least one of the four
interrupt conditions is met and enabled.
0000
B
Interrupt output line INT_O0 is selected.
0001
B
Interrupt output line INT_O1 is selected.
……
1110
B
Interrupt output line INT_O14 is selected.
1111
B
Interrupt output line INT_O15 is selected.
IENTRAF0 20 rw Interrupt Enable if TRAF = 0
This bit enables the generation of an interrupt when
a match is detected between the cycle time and the
time mark value defined by TMV and bit TRAF = 0.
0
B
An interrupt will not be generated.
1
B
An interrupt will be generated.
IENTRAF1 21 rw Interrupt Enable if TRAF = 1
This bit enables the generation of an interrupt when
a match is detected between the cycle time and the
time mark value defined by TMV and bit TRAF = 1.
0
B
An interrupt will not be generated.
1
B
An interrupt will be generated.
IENRECF0 22 rw Interrupt Enable if RECF = 0
This bit enables the generation of an interrupt when
a match is detected between the cycle time and the
time mark value defined by TMV and bit RECF = 0.
0
B
An interrupt will not be generated.
1
B
An interrupt will be generated.
IENRECF1 23 rw Interrupt Enable if RECF = 1
This bit enables the generation of an interrupt when
a match is detected between the cycle time and the
time mark value defined by TMV and bit RECF = 1.
0
B
An interrupt will not be generated.
1
B
An interrupt will be generated.
EC [31:28] rw Entry Code
The entry code EC = 0010
B
defines this scheduler
memory entry as an interrupt control entry.
Field Bits Type Description

Table of Contents