EasyManuals Logo

Infineon Technologies TC1796 User Manual

Infineon Technologies TC1796
2150 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1432 background imageLoading...
Page #1432 background image
TC1796
Peripheral Units (Vol. 2 of 2)
Controller Area Network (MultiCAN) Controller
User’s Manual 22-137 V2.0, 2007-07
MultiCAN, V2.0
Note: The settings of a valid receive control entry overrule the previously stored
information. As a result, the use of more than one valid receive control entry
between two time mark entries should be avoided.
3. If no receive control entry has been found valid for the current time window, the
reception and storage of messages depends only on the message object receive
acceptance filtering. Only message objects receiving messages with a valid receive
control entry modify their MSC bit field accordingly. The MSC bit field of a receiving
object is not modified without a valid receive control entry.
RCEMSGNR [23:16] rw RCE Message Number
This bit field determines the number of the message
object that is checked for correct reception of a
message during the last transfer window.
A received message is always stored in the message
object that is determined by acceptance filtering.
When reaching a new time mark, an RCE can be
used to check if a desired message has actually
been received in the desired message object.
CHEN 24 rw Check Enable
Only time windows with an active receive control
entry with CHEN=1 will handle the update of the
MSC bit field in the message object indicated by
MSGNR. If a frame has been received correctly and
also stored in the indicated message object, then the
reception is considered as correct; otherwise, it is an
error.
0
B
The MSC bit field of the indicated message
object is not updated.
1
B
The MSC bit field of the indicated message
object is updated.
EC [31:28] rw Entry Code
The entry code EC = 0101
B
defines this scheduler
memory entry as a receive control entry.
0 [7:6],
[15:14],
[27:25]
r Reserved; read as 0; should be written with 0. Bits
are “don’t care” for scheduler operation when
EC = 0101
B
.
Field Bits Type Description

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Infineon Technologies TC1796 and is the answer not in the manual?

Infineon Technologies TC1796 Specifications

General IconGeneral
BrandInfineon Technologies
ModelTC1796
CategoryController
LanguageEnglish