EasyManua.ls Logo

Infineon Technologies TC1796 - Page 1600

Infineon Technologies TC1796
2150 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
TC1796
Peripheral Units (Vol. 2 of 2)
Micro Link Interface (MLI)
User’s Manual 23-91 V2.0, 2007-07
MLI, V2.0
MPE [7:4] rwh Maximum Parity Errors
This bit field determines the maximum number of
transmitter parity error conditions that can be still
detected until a transmitter parity error event is
generated (see Page 23-42). With each condition
detected, MPE is decremented down to 0.
0000
B
A parity error event is generated if a transmitter
parity error condition is detected.
0001
B
A parity error event is generated if a transmitter
parity error condition is detected.
0010
B
A parity error event is generated if 2 transmitter
parity error conditions are detected.
0011
B
A parity error event is generated if 3 transmitter
parity error conditions are detected.
B
1110
B
A parity error event is generated if 14 transmitter
parity error conditions are detected.
1111
B
A parity error event is generated if 15 transmitter
parity error conditions are detected.
MNAE [9:8] rwh Maximum Non Acknowledge Errors
This bit field determines the maximum number of
consecutive Non-Acknowledge error conditions that
can be still detected in the transmitter until a time-out
event is generated. MNAE is decremented down to 0 at
each Non-Acknowledge error condition. When
MNAE = 0 or becoming 0, a time-out event is
generated. MNAE is automatically set to 11
B
after a
successful frame transmission (see Page 23-45).
00
B
A time-out event is generated if 1 non-ack
condition is detected.
01
B
A time-out event is generated if 1 non-ack
condition is detected.
10
B
A time-out event is generated if 2 consecutive
non-ack conditions are detected.
11
B
A time-out event is generated if 3 consecutive
non-ack conditions are detected.
Field Bits Type Description

Table of Contents