EasyManua.ls Logo

Infineon Technologies TC1796 - Page 1612

Infineon Technologies TC1796
2150 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
TC1796
Peripheral Units (Vol. 2 of 2)
Micro Link Interface (MLI)
User’s Manual 23-103 V2.0, 2007-07
MLI, V2.0
The Transmitter Pipe x Address Offset Register TPxAOFR is a read-only register that
stores the offset address that has been used by the last read or write access to a
Transfer Window of pipe x.
TPxAOFR (x = 0-3)
Transmitter Pipe x Address Offset Register
(30
H
+4
H
*x) Reset Value: 0000 0000
H
31 16 15 0
0AOFF
rrh
Field Bits Type Description
AOFF [15:0] rh Address Offset
Whenever a location within a Transfer Window is
accessed (read or written) AOFF is loaded with the
lowest 16 address bits of the access. Also in the case
of a small Transfer Window access, all AOFF bits are
loaded, but AOFF[15:13] are not taken into account for
further actions.
0 [31:16] r Reserved
Read as 0; should be written with 0.

Table of Contents