www.ti.com
N2HET Control Registers
1023
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
High-End Timer (N2HET) Module
23.4.6 Interrupt Enable Set Register (HETINTENAS)
N2HET1: offset = FFF7 B814h; N2HET2: offset = FFF7 B914h
Figure 23-61. Interrupt Enable Set Register (HETINTENAS)
31 16
HETINTENAS
R/W-0
15 0
HETINTENAS
R/W-0
LEGEND: R/W = Read/Write; -n = value after reset
Table 23-22. Interrupt Enable Set Register (HETINTENAS) Field Descriptions
Bit Field Value Description
31-0 HETINTENAS[n] Interrupt Enable Set bits. HETINTENAS is readable and writable in any operation mode.
Writing a 1 to bit x enables the interrupts of the N2HET instructions at N2HET addresses x+0,
x+32, x+64, and so on. Generating an interrupt requires to set bit x in HETINTENAS and to enable
the interrupt bit in one of the instructions at addresses x+0, x+32, x+64, and so on. To avoid
ambiguity, only one of the instructions x+0, x+32, x+64, and so on, should have the interrupt enable
bit (inside the instruction) set. Writing a 0 to HETINTENAS has no effect.
When reading from HETINTENAS bit x gives the information, if N2HET instructions x+0, x+32,
x+64, and so on, have the interrupt enabled or disabled.
0 Read: Interrupt is disabled.
Write: Writes have no effect.
1 Read: Interrupt is enabled.
Write: Interrupt is enabled.
23.4.7 Interrupt Enable Clear Register (HETINTENAC)
N2HET1: offset = FFF7 B818h; N2HET2: offset = FFF7 B918h
Figure 23-62. Interrupt Enable Clear (HETINTENAC)
31 16
HETINTENAC
R/W-0
15 0
HETINTENAC
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 23-23. NHET Interrupt Enable Clear (HETINTENAC) Field Descriptions
Bit Field Value Description
31-0 HETINTENAC[n] Interrupt Enable Clear bits. HETINTENAC is readable and writable in any operation mode.
Writing a 1 to bit x disables the interrupts of the N2HET instructions at N2HET addresses x+0,
x+32, x+64, and so on. (See also description in Table 23-22). Writing a 0 to HETINTENAC has no
effect.
When reading from HETINTENAC bit x gives the information, if N2HET instructions x+0, x+32,
x+64, and so on, have the interrupt enabled or disabled.
0 Read: Interrupt is disabled.
Write: Writes have no effect.
1 Read: Interrupt is enabled.
Write: Interrupt is disabled.