Texas Instruments TMS570LC4357

DCC Control Registers www.ti.com
554
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Dual-Clock Comparator (DCC) Module
15.4.7 DCC Counter0 Value Register (DCCCNT0)
Figure 15-13 and Table 15-8 describe the DCC Counter0 Value register.
Figure 15-13. DCC Counter0 Value Register (DCCCNT0) [offset = 18h]
31 20 19 16
Reserved COUNT0
R-0 R-0
15 0
COUNT0
R-0
LEGEND: R = Read only; -n = value after reset
Table 15-8. DCC Counter0 Value Register (DCCCNT0) Field Descriptions
Bit Field Value Description
31-20 Reserved 0 Reads return 0. Writes have no effect.
19-0 COUNT0 Current value of DCC counter0.
Reads in any operating mode return the current value of counter0.
Writes have no effect.
NOTE: Reads may not return exact current value of counter
Reading the counter0 value while counting is enabled may not return the exact value of the
counter0.