www.ti.com
N2HET Control Registers
1031
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
High-End Timer (N2HET) Module
23.4.17 Request Destination Select Register (HETREQDS)
N2HET1: offset = FFF7 B844h; N2HET2: offset = FFF7 B944h
Figure 23-72. Request Destination Select Register (HETREQDS) [offset = FFF7 B844h]
31 24 23 22 21 20 19 18 17 16
Reserved TDBS7 TDBS6 TDBS5 TDBS4 TDBS3 TDBS2 TDBS1 TDBS0
R-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
15 8 7 6 5 4 3 2 1 0
Reserved TDS7 TDS6 TDS5 TDS4 TDS3 TDS2 TDS1 TDS0
R-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 23-33. Request Destination Select Register (HETREQDS) Field Descriptions
Bit Field Value Description
31-24 Reserved 0 Reads return 0. Writes have no effect.
23-16 TDBSn HTU, DMA or Both Select Bits
0 N2HET request line n is assigned to the module specified by TDS bit n.
1 N2HET request line n is assigned to both DMA and HTU. TDS bit n is ignored in this case.
15-8 Reserved 0 Reads return 0. Writes have no effect.
7-0 TDSn HTU or DMA Select Bits
Note: It must be ensured in the N2HET program, that one request line is triggered by only one N2HET
instruction.
0 N2HET request line n is assigned to HTU (TDBS bit n is zero).
1 N2HET request line n is assigned to DMA (TDBS bit n is zero).
NOTE: Please refer to the device data sheet how each of the 8 N2HET request lines are connected
to these modules. See also Section 23.2.9.
To Next Page
Loading...
