DCAN Control Registers
www.ti.com
1486
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Controller Area Network (DCAN) Module
27.17.27 IF1/IF2 Data A and Data B Registers (DCAN IF1DATA/DATB, DCAN IF2DATA/DATB)
The data bytes of CAN messages are stored in the IF1/IF2 registers in the following order.
In a CAN Data Frame, Data 0 is the first, and Data 7 is the last byte to be transmitted or received. In
CAN's serial bit stream, the MSB of each byte will be transmitted first
Figure 27-65. IF1 Data A Register (DCAN IF1DATA) [offset = 110h]
31 24 23 16
Data 3 Data 2
R/WP-0 R/WP-0
15 8 7 0
Data 1 Data 0
R/WP-0 R/WP-0
LEGEND: R/W = Read/Write; WP = Protected Write (protected by Busy bit); -n = value after reset
Figure 27-66. IF1 Data B Register (DCAN IF1DATB) [offset = 114h]
31 24 23 16
Data 7 Data 6
R/WP-0 R/WP-0
15 8 7 0
Data 5 Data 4
R/WP-0 R/WP-0
LEGEND: R/W = Read/Write; WP = Protected Write (protected by Busy bit); -n = value after reset
Figure 27-67. IF2 Data A Register (DCAN IF2DATA) [offset = 130h]
31 24 23 16
Data 3 Data 2
R/WP-0 R/WP-0
15 8 7 0
Data 1 Data 0
R/WP-0 R/WP-0
LEGEND: R/W = Read/Write; WP = Protected Write (protected by Busy bit); -n = value after reset
Figure 27-68. IF2 Data B Register (DCAN IF2DATB) [offset = 134h]
31 24 23 16
Data 7 Data 6
R/WP-0 R/WP-0
15 8 7 0
Data 5 Data 4
R/WP-0 R/WP-0
LEGEND: R/W = Read/Write; WP = Protected Write (protected by Busy bit); -n = value after reset