Is system in
Yes
Setup memories, peripheral and clock tree like
clock by writing PACT = 0x03
Select the RAM group and
algorithm using RINFO and
ALGO registers
Program OVER = 0 for self test without Override
Write ROM = 0x03 to enable the
microcode load of the algorithm
and RAM info groups from the
on Chip ROM
Write 0x14 to DLR register to
configure PBIST in ROM mode
Is (MSTDONE = 1) ?
Is FSRF0 = 1 ?
PBIST Selftest Done
Enable pbist clocks and ROM
Read RAMT reg for
Read FSRD and FSRA datalog
reg. for Fail data and address values
No
Yes
No
Yes
Wait for approximately
N
vbus clocks.
Reset the PBIST controller by
writing MSTGCR = 0x0A
Disable PBIST Test
Resume PBIST self test by writing
0x02 to the STR register
by writing MSTGCR = 0x05
Disable pbist clocks and ROM
reset = 1?
clock by writing PACT = 0
or OVER = 1 for RINFO Override
No
RGS/RDS info
HCLK, VCLK peripheral and ROMCLK as required
for the PBIST test.
and start the Test
Enable PBIST controller by
by writing MSIENA = 0x01
To Next Page
Loading...
Need help?
General
