www.ti.com
DCAN Control Registers
1473
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Controller Area Network (DCAN) Module
27.17.18 Interrupt Pending X Register (DCAN INTPND X)
With the Interrupt Pending X Register, the CPU can detect if one or more bits in the different Interrupt
Pending Registers are set. Each bit of this register represents a group of eight message objects. If at least
one of the IntPnd bits of these message objects are set, the corresponding bit in the Interrupt Pending X
Register will be set.
Figure 27-43. Interrupt Pending X Register (DCAN INTPND X) [offset = ACh]
31 16
Reserved
R-0
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
IntPndReg8 IntPndReg7 IntPndReg6 IntPndReg5 IntPndReg4 IntPndReg3 IntPndReg2 IntPndReg1
R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0
LEGEND: R = Read only; -n = value after reset
Example 2
Bit 0 of the Interrupt Pending X Register represents byte 0 of the Interrupt Pending 1 Register. If one or
more bits in this byte are set, bit 0 of the Interrupt Pending X Register will be set.
To Next Page
Loading...
Need help?
General
