ADC Registers
www.ti.com
942
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Analog To Digital Converter (ADC) Module
22.3.58 ADC Magnitude Compare Interrupt Flag Register (ADMAGINTFLG)
ADC Magnitude Compare Interrupt Flag Register (ADMAGINTFLG) is shown in Figure 22-89 and
described in Table 22-64.
Figure 22-89. ADC Magnitude Compare Interrupt Flag Register (ADMAGINTFLG) [offset = 160h]
31 3 2 0
Reserved MAG_INT_FLG
R-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 22-64. ADC Magnitude Compare Interrupt Flag Register (ADMAGINTFLG) Field Descriptions
Bit Field Value Description
31-3 Reserved 0 Reads return 0. Writes have no effect.
2-0 MAG_INT_FLG Magnitude Compare Interrupt Flags. These bits can be polled by the application to determine if the
magnitude compares have been evaluated as true. When a magnitude compare interrupt flag is set,
the corresponding magnitude compare interrupt will be generated if enabled.
Any operation mode, for each bit:
0 Read: The condition for the corresponding magnitude threshold interrupt was false.
Write: The corresponding flag is left unchanged.
1 Read: The condition for the corresponding magnitude threshold interrupt was true.
Write: The corresponding flag is cleared. The flag can also be cleared by reading from the
magnitude compare interrupt offset register.
22.3.59 ADC Magnitude Compare Interrupt Offset Register (ADMAGINTOFF)
ADC Magnitude Compare Interrupt Offset Register (ADMAGINTOFF) is shown in Figure 22-90 and
described in Table 22-65.
Figure 22-90. ADC Magnitude Compare Interrupt Offset Register (ADMAGINTOFF) [offset = 164h]
31 4 3 0
Reserved MAG_INT_OFF
R-0 RC-0
LEGEND: R = Read only; RC = Clear field after read; -n = value after reset
Table 22-65. ADC Magnitude Compare Interrupt Offset Register (ADMAGINTOFF) Field Descriptions
Bit Field Value Description
31-4 Reserved 0 Reads return 0. Writes have no effect.
3-0 MAG_INT_OFF Magnitude Compare Interrupt Offset. This field indexes the currently highest-priority magnitude
compare interrupt. Interrupt 1 has the highest priority and interrupt 3 has the lowest priority among
the magnitude compare interrupts.
Writes to these bits have no effect. A read from this register clears this register as well as the
corresponding magnitude compare interrupt flag in the ADMAGINTFLG register. However, a read
from this register in emulation mode does not affect this register or the interrupt status flags.
Any operation mode read:
0 No magnitude compare interrupt is pending.
1h Magnitude compare interrupt # 1 is pending.
2h Magnitude compare interrupt # 2 is pending.
3h Magnitude compare interrupt # 3 is pending.
4h-Fh Reserved.
To Next Page
Loading...
Need help?
General
