EasyManuals Logo

Texas Instruments TMS570LC4357 User Manual

Texas Instruments TMS570LC4357
2208 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #276 background imageLoading...
Page #276 background image
SDC MMR Registers
www.ti.com
276
SPNU563AMarch 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Interconnect
4.4.6 Error Transaction Signature Register (ERR_TRANS_SIGNATURE)
Figure 4-7. Error Transaction Signature Register (ERR_TRANS_SIGNATURE) (offset = 14h)
31 16
Reserved
R-0
15 6 5 0
Reserved ERR_TRANS_SIGNATURE
R-0 R-0
LEGEND: R = Read only; -n = value after reset
Table 4-11. Error Transaction Signature Register (ERR_TRANS_SIGNATURE) Field Descriptions
Bit Field Value Description
31-6 Reserved 0 Reads return 0 and writes have no effect.
5-0 ERR_TRANS_
SIGNATURE
Error related to mismatch on the transaction signature. The transaction signature is a value
computed using the lower bits of the address, number of bytes and the byte enables of the
transaction. The signature calculated by the master is sent to the decoded slave where the
signature is computed again and compared to the original signature. When set, each bit indicates
the transaction processing block inside the interconnect corresponding to the master is detected by
the interconnect checker to have a fault.
bit 0: PS_SCR_M master
bit 1: POM master
bit 2: DMA PortA master
bit 3: Reserved
bit 4: Cortex-R5F CPU master.
bit 5: ACP-M master
4.4.7 Error Transaction Type Register (ERR_TRANS_TYPE)
Figure 4-8. Error Transaction Type Register (ERR_TRANS_TYPE) (offset = 18h)
31 16
Reserved
R-0
15 6 5 0
Reserved ERR_TRANS_TYPE
R-0 R-0
LEGEND: R = Read only; -n = value after reset
Table 4-12. Error Transaction Type Register (ERR_TRANS_TYPE) Field Descriptions
Bit Field Value Description
31-6 Reserved 0 Reads return 0 and writes have no effect.
5-0 ERR_TRANS_TYPE Error related to mismatch on the transaction type. When set, each bit indicates the transaction
processing block inside the interconnect corresponding to the master is detected by the
interconnect checker to have a fault.
bit 0: PS_SCR_M master
bit 1: POM master
bit 2: DMA PortA master
bit 3: Reserved
bit 4: Cortex-R5F CPU master.
bit 5: ACP-M master

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments TMS570LC4357 and is the answer not in the manual?

Texas Instruments TMS570LC4357 Specifications

General IconGeneral
BrandTexas Instruments
ModelTMS570LC4357
CategoryMicrocontrollers
LanguageEnglish

Related product manuals