www.ti.com
Flash Control Registers
379
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
F021 Level 2 Flash Module Controller (L2FMC)
7.10.29 Lower Word of Reset Configuration Read Register (RCR_VALUE0)
When L2FMC completes the implicit read, it populates this register with the lower 32 bits of the data. This
is useful to perform a software diagnostic of the SECDED module
Figure 7-39. Lower Word of Reset Configuration Read Register (RCR_VALUE0) (offset = D0h)
31 16
RCR_VALUE[31:16]
R-u
15 0
RCR_VALUE[15:0]
R-u
LEGEND: R = Read only; -u = Unchanged value on internal reset, cleared on power up; -n = value after reset
Table 7-41. Lower Word of Reset Configuration Read Register (RCR_VALUE0) Field Descriptions
Bit Field Value Description
31-0 RCR_VALUE 0 Value of the lower 32 bits of the implicit read. Valid only if RCR_VALID is set.
7.10.30 Upper Word of Reset Configuration Read Register (RCR_VALUE1)
When L2FMC completes the implicit read, it populates this register with the upper 32 bits of the data. This
is useful to perform a software diagnostic of the SECDED module
Figure 7-40. Upper Word of Reset Configuration Read Register (RCR_VALUE1) (offset = D4h)
31 16
RCR_VALUE[63:48]
R-u
15 0
RCR_VALUE[47:32]
R-u
LEGEND: R = Read only; -u = Unchanged value on internal reset, cleared on power up; -n = value after reset
Table 7-42. Upper Word of Reset Configuration Read Register (RCR_VALUE1) Field Descriptions
Bit Field Value Description
31-0 RCR_VALUE Varies with device Value of the upper 32 bits of the implicit read. Valid only if RCR_VALID is set.