GIO Control Registers
www.ti.com
1202
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
General-Purpose Input/Output (GIO) Module
25.5.8 GIO Offset B Register (GIOOFF2)
The GIOOFF2 register provides a numerical offset value that represents the pending external interrupt
with low priority. The offset value can be used to locate the position of the interrupt routine in a vector
table in application software. Figure 25-14 and Table 25-11 describe this register.
NOTE: Reading this register clears it, GIOEMU2 and the corresponding flag bit in the GIOFLG
register. However, in emulation mode, a read to this register does not clear any register or
flag. If more than one GIO interrupts are pending, then reading the GIOOFF1 register will
change the contents of GIOOFF2 and GIOEMU2 to show the offset value for the next
highest-priority pending interrupt. The application can choose to service all GIO interrupts
from the same service routine by continuing to read the GIOOFF1 register until it reads
zeros.
Figure 25-14. GIO Offset 2 Register (GIOOFF2) [offset = 28h]
31 16
Reserved
R-0
15 6 5 0
Reserved GIOOFF2
R-0 R-0
LEGEND: R = Read only; -n = value after reset
Table 25-11. GIO Offset 2 Register (GIOOFF2) Field Descriptions
Bit Field Value Description
31-6 Reserved 0 Reads return 0. Writes have no effect.
5-0 GIOOFF2 GIO offset 2. These bits index the currently pending low-priority interrupt. This register and the
flag bit (in the GIOFLG register) are also cleared when this register is read, except in emulation
mode.
0 No interrupt is pending.
1h Interrupt 0 (corresponding to GIOA0) is pending with a low priority.
: :
8h Interrupt 7 (corresponding to GIOA7) is pending with a low priority.
9h Interrupt 8 (corresponding to GIOB0) is pending with a low priority.
: :
10h Interrupt 16 (corresponding to GIOB7) is pending with a low priority.
: :
20h Interrupt 32 (corresponding to GIOD7) is pending with a low priority.
21h-3Fh Reserved
To Next Page
Loading...
Need help?
General
