EasyManuals Logo

Texas Instruments TMS570LC4357 User Manual

Texas Instruments TMS570LC4357
2208 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #687 background imageLoading...
Page #687 background image
www.ti.com
VIM Control Registers
687
SPNU563AMarch 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Vectored Interrupt Manager (VIM) Module
19.9.10 Pending Interrupt Read Location Registers (INTREQ[0:3])
The pending interrupt register gives the pending interrupt requests. The register is updated every vbus
clock cycle. Figure 19-23, Figure 19-24, Figure 19-25, Figure 19-26 and Table 19-15 describe this
register.
Figure 19-23. Pending Interrupt Read Location Register 0 (INTREQ0) [offset = 20h]
31 0
INTREQ0[31:0]
R/W1CP-0
LEGEND: R/W = Read/Write; W1CP = Write 1 to clear in privilege mode only; -n = value after reset
Figure 19-24. Pending Interrupt Read Location Register 1 (INTREQ1) [offset = 24h]
31 0
INTREQ1[63:32]
R/W1CP-0
LEGEND: R/W = Read/Write; W1CP = Write 1 to clear in privilege mode only; -n = value after reset
Figure 19-25. Pending Interrupt Read Location Register 2 (INTREQ2) [offset = 28h]
31 0
INTREQ2[95:64]
R/W1CP-0
LEGEND: R/W = Read/Write; W1CP = Write 1 to clear in privilege mode only; -n = value after reset
Figure 19-26. Pending Interrupt Read Location Register 3 (INTREQ3) [offset = 2Ch]
31 0
INTREQ3[127:96]
R/W1CP-0
LEGEND: R/W = Read/Write; W1CP = Write 1 to clear in privilege mode only; -n = value after reset
Table 19-15. Pending Interrupt Read Location Registers (INTREQ) Field Descriptions
Bit Field Value Description
127-0 INTREQx[n] Pending interrupt bits. These bits determine whether an interrupt request is pending for the request
channel between 0 and 127. The interrupt ENABLE register does not affect the value of the
interrupt pending bit. Bit INTREQx[127:0] corresponds to request channel[127:0].
User and Privilege Mode read:
0 No interrupt event has occurred.
1 An interrupt is pending.
Privilege Mode write only:
0 Writing 0 has no effect.
1 Clears the interrupt pending status flag. This write-clear functionality is intended to allow clearing
those interrupts which have been signaled to VIM before enabling the interrupt channel, if they are
undesired.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments TMS570LC4357 and is the answer not in the manual?

Texas Instruments TMS570LC4357 Specifications

General IconGeneral
BrandTexas Instruments
ModelTMS570LC4357
CategoryMicrocontrollers
LanguageEnglish

Related product manuals