www.ti.com
VIM Control Registers
693
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Vectored Interrupt Manager (VIM) Module
19.9.17 Capture Event Register (CAPEVT)
Figure 19-45 and Table 19-22 describe this register.
Figure 19-45. Capture Event Register (CAPEVT) [offset = 78h]
31 23 22 16
Reserved CAPEVTSRC1
R-U R/WP-0
15 7 6 0
Reserved CAPEVTSRC0
R-U R/WP-0
LEGEND: R = Read only; WP = Write in privilege mode only; U = value is undefined; -n = value after reset
Table 19-22. Capture Event Register (CAPEVT) Field Descriptions
Bit Field Value Description
31-23 Reserved 0 Reads are indeterminate and writes have no effect.
22-16 CAPEVTSRC1 Capture event source 1 mapping control. These bits determine which interrupt request maps to the
capture event source 1 of the RTI:
0 Interrupt request 0.
1h Interrupt request 1.
: :
7Fh Interrupt request 127.
15-7 Reserved 0 Reads are indeterminate and writes have no effect.
6-0 CAPEVTSRC0 Capture event source 0 mapping control. These bits determine which interrupt request maps to the
capture event source 0 of the RTI:
0 Interrupt request 0.
1h Interrupt request 1.
: :
7Fh Interrupt request 127.
To Next Page
Loading...
Need help?
General
