Module Operation
www.ti.com
1266
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
FlexRay Module
When an ECC error has been detected the following actions will be performed:
In all cases:
• The corresponding error flag in the message handler status (MHDS) register is set and the faulty
message buffer is indicated. On ECC single-bit error equivalent information is available in the single-bit
error location (SBESTAT) register.
• The error flag EIR.PERR in the error interrupt register is set and, if enabled, a module interrupt to the
CPU will be generated. An ECC single-bit error is indicated by the SBESTAT.SBE flag irrespective of
ECC single-bit error correction being enabled. Additionally an ECC single-bit error can generate an
interrupt to the CPU.
Additionally in specific cases of ECC multi-bit errors:
1. ECC multi-bit error during data transfer from input buffer RAM 1,2 ⇒ message RAM
a. Transfer of header and/or data section and ECC multi-bit error occurs during header and/ or data
section transfer to message RAM:
• MHDS.PIBF bit is set
• MHDS.FMBD bit is set to indicate that MHDS.FMB(6-0) points to a faulty message buffer
• MHDS.FMB(6-0) indicates the number of the faulty message buffer
• Header and/or data section of the corresponding message buffer is updated
• Transmission request for the corresponding message buffer is not set (no transfer to the
FlexRay bus)
b. Transfer of data section only and ECC multi-bit error occurs when reading header section of the
corresponding message buffer from the message RAM.
• MHDS.PMR bit is set
• MHDS.FMBD bit is set to indicate that MHDS.FMB(6-0) points to a faulty message buffer
• MHDS.FMB(6-0) indicates the number of the faulty message buffer
• The data section of the corresponding message buffer is not updated
• Transmission request for the corresponding message buffer is not set (no transfer to the
FlexRay bus)
2. ECC multi-bit error during host CPU reading input buffer RAM 1,2
• MHDS.PIBF bit is set
3. ECC multi-bit error during scan of header sections in message RAM
• MHDS.PMR bit is set
• MHDS.FMBD bit is set to indicate that MHDS.FMB(6-0) points to a faulty message buffer
• MHDS.FMB(6-0) indicates the number of the faulty message buffer
• Ignore message buffer (the transfer of the message buffer is skipped)
4. ECC multi-bit error during data transfer from message RAM to transient buffer RAM 1,2
• MHDS.PMR bit is set
• MHDS.FMBD bit is set to indicate that MHDS.FMB(6-0) points to the faulty message buffer
• MHDS.FMB(6-0) indicates the number of the faulty message buffer
• Frame not transmitted, frames already in transmission are invalidated by clearing the frame CRC
to 0
5. ECC multi-bit error during data transfer from transient buffer RAM 1,2 to protocol controller 1, 2
• MHDS.PTBF1,2 bit is set
• Frames already in transmission are invalidated by clearing the frame CRC to 0
To Next Page
Loading...
Need help?
General
