TC1796
Peripheral Units (Vol. 2 of 2)
General Purpose Timer Array (GPTA)
User’s Manual 24-258 V2.0, 2007-07
GPTA, V2.0
The multiplexer selection is controlled by four multiplexer control registers that are
logically assigned to the GPTA0 module address range (but described in this section).
Note that eight ALTINH inputs (ALTINH[15:8]) of the MSC1 module are not connected.
Table 24-29 shows the GPTA-to-MSC interconnection assignment.
Note: Table 24-29 also shows the assignment of the GTPA module’s seven OGx output
group lines OGx.y to the output signals OUT[111:56].
Table 24-29 GPTA0/GPTA1/LTCA2 to MSC Interconnection Assignment
MSC0
Input Line
Assigned
GPTA0/GPTA1/LTCA2
Output Line
MSC1
Input Line
Assigned
GPTA0/GPTA1/LTCA2
Output Line
ALTINL.0 OUT56 / OG0.0 ALTINL.0 OUT88 / OG4.0
ALTINL.1 OUT57 / OG0.1 ALTINL.1 OUT89 / OG4.1
ALTINL.2 OUT58 / OG0.2 ALTINL.2 OUT90 / OG4.2
ALTINL.3 OUT59 / OG7.3 ALTINL.3 OUT91 / OG4.3
ALTINL.4 OUT60 / OG0.4 ALTINL.4 OUT92 / OG4.4
ALTINL.5 OUT61 / OG0.5 ALTINL.5 OUT93 / OG4.5
ALTINL.6 OUT62 / OG0.6 ALTINL.6 OUT94 / OG4.6
ALTINL.7 OUT63 / OG0.7 ALTINL.7 OUT95 / OG4.7
ALTINL.8 OUT64 / OG1.0 ALTINL.8 OUT96 / OG5.0
ALTINL.9 OUT65 / OG1.1 ALTINL.9 OUT97 / OG5.1
ALTINL.10 OUT66 / OG1.2 ALTINL.10 OUT98 / OG5.2
ALTINL.11 OUT67 / OG1.3 ALTINL.11 OUT99 / OG5.3
ALTINL.12 OUT68 / OG1.4 ALTINL.12 OUT100 / OG5.4
ALTINL.13 OUT69 / OG1.5 ALTINL.13 OUT101 / OG5.5
ALTINL.14 OUT70 / OG1.6 ALTINL.14 OUT102 / OG5.6
ALTINL.15 OUT71 / OG1.7 ALTINL.15 OUT103 / OG5.7
ALTINH.0 OUT72 / OG2.0 ALTINH.0 OUT104 / OG6.0
ALTINH.1 OUT73 / OG2.1 ALTINH.1 OUT105 / OG6.1
ALTINH.2 OUT74 / OG2.2 ALTINH.2 OUT106 / OG6.2
ALTINH.3 OUT75 / OG2.3 ALTINH.3 OUT107 / OG6.3
ALTINH.4 OUT76 / OG2.4 ALTINH.4 OUT108 / OG6.4
ALTINH.5 OUT77 / OG2.5 ALTINH.5 OUT109 / OG6.5
ALTINH.6 OUT78 / OG2.6 ALTINH.6 OUT110 / OG6.6
To Next Page
Loading...
Need help?
General