Texas Instruments TMS570LC4357

Control Registers www.ti.com
2130
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Data Modification Module (DMM)
Table 36-11. DMM Interrupt Flag Register (DMMINTFLG) Field Descriptions (continued)
Bit Field Value Description
13 DEST2REG2 Destination 2 Region 2 Interrupt Flag
User and privilege mode (read):
0 No interrupt occurred.
1 Interrupt occurred.
Privilege mode (write):
0 No influence on bit.
1 Bit will be cleared.
12 DEST2REG1 Destination 2 Region 1 Interrupt Flag
User and privilege mode (read):
0 No interrupt occurred.
1 Interrupt occurred.
Privilege mode (write):
0 No influence on bit.
1 Bit will be cleared.
11 DEST1REG2 Destination 1 Region 2 Interrupt Flag
User and privilege mode (read):
0 No interrupt occurred.
1 Interrupt occurred.
Privilege mode (write):
0 No influence on bit.
1 Bit will be cleared.
10 DEST1REG1 Destination 1 Region 1 Interrupt Flag
User and privilege mode (read):
0 No interrupt occurred.
1 Interrupt occurred.
Privilege mode (write):
0 No influence on bit.
1 Bit will be cleared.
9 DEST0REG2 Destination 0 Region 2 Interrupt Flag
User and privilege mode (read):
0 No interrupt occurred.
1 Interrupt occurred.
Privilege mode (write):
0 No influence on bit.
1 Bit will be cleared.
8 DEST0REG1 Destination 0 Region 1 Interrupt Flag
User and privilege mode (read):
0 No interrupt occurred.
1 Interrupt occurred.
Privilege mode (write):
0 No influence on bit.
1 Bit will be cleared.