Texas Instruments TMS570LC4357

Control Registers www.ti.com
2146
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Data Modification Module (DMM)
Table 36-25. DMM Pin Control 3 (DMMPC3) Field Descriptions (continued)
Bit Field Value Description
0 SYNCOUT Output state of DMMSYNC pin. This bit sets the pin to logic low or high level.
User and privilege mode (read):
0 Logic low (output voltage is V
OL
or lower).
1 Logic high (output voltage is V
OH
or higher).
Privilege mode (write):
0 Logic low (output voltage is set to V
OL
or lower).
1 Logic high (output voltage is set to V
OH
or higher).
36.3.20 DMM Pin Control 4 (DMMPC4)
This register allows to set individual pins to a logic high level without having to do a read-modify-write
operation as would be the case with the DMMPC3 register (Section 36.3.19). Writing a zero to a bit will
not change the state of the pin.
Figure 36-26. DMM Pin Control 4 (DMMPC4) [offset = 7Ch]
31 24
Reserved
R-0
23 19 18 17 16
Reserved ENASET DATA15SET DATA14SET
R-0 R/WP-0 R/WP-0 R/WP-0
15 14 13 12 11 10 9 8
DATA13SET DATA12SET DATA11SET DATA10SET DATA9SET DATA8SET DATA7SET DATA6SET
R/WP-0 R/WP-0 R/WP-0 R/WP-0 R/WP-0 R/WP-0 R/WP-0 R/WP-0
7 6 5 4 3 2 1 0
DATA5SET DATA4SET DATA3SET DATA2SET DATA1SET DATA0SET CLKSET SYNCSET
R/WP-0 R/WP-0 R/WP-0 R/WP-0 R/WP-0 R/WP-0 R/WP-0 R/WP-0
LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset
Table 36-26. DMM Pin Control 4 (DMMPC4) Field Descriptions
Bit Field Value Description
31-19 Reserved 0 Reads returns 0. Writes have no effect.
18 ENASET Sets output state of DMMENA pin to logic high. Value in the ENASET bit sets the data output control
register bit to 1 regardless of the current value in the ENAOUT bit.
User and privilege mode (read):
0 Logic low (output voltage is V
OL
or lower).
1 Logic high (output voltage is V
OH
or higher).
Privilege mode (write):
0 State of the pin is unchanged.
1 Logic high (output voltage is set to V
OH
or higher).
17-2 DATAxSET Sets output state of DMMDATA[x] pin to logic high. Value in the DATAxSET bit sets the data output
control register bit to 1 regardless of the current value in the DATAxOUT bit.
User and privilege mode (read):
0 Logic low (output voltage is V
OL
or lower).
1 Logic high (output voltage is V
OH
or higher).
Privilege mode (write):
0 State of the pin is unchanged.
1 Logic high (output voltage is set to V
OH
or higher).