EasyManua.ls Logo

Texas Instruments TMS570LC4357

Texas Instruments TMS570LC4357
2208 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
www.ti.com
RTP Control Registers
2167
SPNU563AMarch 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
RAM Trace Port (RTP)
37.3.2 RTP Trace Enable Register (RTPTRENA)
This register enables/disables tracing of the different RAM blocks or the peripherals individually.
Figure 37-10 and Table 37-11 describe this register.
Figure 37-10. RTP Trace Enable Register (RTPTRENA) (offset = 04h)
31 25 24 23 17 16
Reserved ENA4 Reserved ENA3
R-0 R/WP-0 R-0 R/WP-0
15 9 8 7 1 0
Reserved ENA2 Reserved ENA1
R-0 R/WP-0 R-0 R/WP-0
LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset
Table 37-11. RTP Trace Enable Register (RTPTRENA) Field Descriptions
Bit Field Value Description
31-25 Reserved 0 Reads return 0. Writes have no effect.
24 ENA4 Enable tracing for peripherals under PCR3. This bit enables tracing into FIFO4 in trace mode
(read/write) or direct data mode (read) operations. In Direct Data Mode write operations, this bit is
ignored and tracing into FIFO4 is disabled.
Read:
0 Tracing is disabled.
1 Tracing is enabled.
Write in Privilege:
0 Disable tracing. If RTPGLBCTRL.ON/OFF = Ah, data already captured in FIFO4 is still transmitted
(RTPGLBCTRL).
1 Enable tracing.
23-17 Reserved 0 Reads return 0. Writes have no effect.
16 ENA3 Enable tracing for peripherals under PCR1. This bit enables tracing into FIFO3 in Trace Mode
(read/write) or Direct Data Mode (read) operations. In Direct Data Mode write operations, this bit is
ignored and tracing into FIFO3 is disabled.
Read:
0 Tracing is disabled.
1 Tracing is enabled.
Write in Privilege:
0 Disable tracing. If RTPGLBCTRL.ON/OFF = Ah, data already captured in FIFO3 is still transmitted
(RTPGLBCTRL).
1 Enable tracing.
15-9 Reserved 0 Reads return 0. Writes have no effect.
8 ENA2 Enable tracing for RAM block 2. This bit enables tracing into FIFO2 in Trace Mode (read/write) or Direct
Data Mode (read) operations. In Direct Data Mode write operations, this bit is ignored and tracing into
FIFO2 is disabled.
Read:
0 Tracing is disabled.
1 Tracing is enabled.
Write in Privilege:
0 Disable tracing. If RTPGLBCTRL.ON/OFF = Ah, data already captured in FIFO2 is still transmitted.
1 Enable tracing.
7-1 Reserved 0 Reads return 0. Writes have no effect.

Table of Contents

Related product manuals