www.ti.com
Memory Map
349
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
F021 Level 2 Flash Module Controller (L2FMC)
Table 7-8. TI OTP Bank 0 Temperature Sensor Calibration Information Field Descriptions
Address Width Field Description
F008 03x0h 16 bits SxTEMP1VAL The value read from the ADC for this sensor at the first calibration temperature.
F008 03x2h 16 bits SxTEMP1 The temperature in degrees Kelvin.
F008 03x4h 16 bits SxTEMP2VAL The value read from the ADC for this sensor at the second calibration temperature.
F008 03x6h 16 bits SxTEMP2 The temperature in degrees Kelvin.
F008 03x8h 16 bits SxTEMP3VAL The value read from the ADC for this sensor at the third calibration temperature.
F008 03xAh 16 bits SxTEMP3 The temperature in degrees Kelvin.
F008 03xCh 16 bits 0xFFFF Reserved
F008 03xEh 16 bits 0xFFFF Reserved
7.5.2.6 Deliberate ECC Errors for FMC ECC Checking
Deliberate single-bit and double-bit errors have been placed in the OTP for checking the L2FMC ECC
functionality. Any portion of the 64 bits in TI OTP bank 0 location F008 03F0h through F008 03F7h as
shown in Figure 7-10 will generate a single-bit error. Any portion of the 64 bits in TI OTP bank 0 location
F008 03F8h through F008 03FFh as shown in Figure 7-10 will generate a double-bit error.
Figure 7-10. TI OTP Bank 0 Deliberate ECC Error Information
0x00 0x04 0x08 0x0C
0x12345678 0x9ABCDEF1 0x12345678 0x9ABCDEF3
R R R R
LEGEND: R = Read only, * ECC is calculated for the value 0x123456789ABCDEF0