0x0
0x10
0x20
0x30
E1
E2
E3
E5
E6
E7
E8
E9
E10
E11
E12
E13
E14
E15
E16
E4
Element Index = 16
Frame Index = 4
Element Size = 16 bit
Element Count = 4
Frame Count = 4
This example can be applied to either source or
destination indexing and assumes the following setup.
f1 f2 f3 f4
E1
E4
E7
E2
E5
E8
E3
E6
Source Destination
Dest. Element Index = 1
Dest. Frame Index = 0
Dest. Element Index = 0
Dest. Frame Index = 1
E1/2
E3/4
E5/6
E1 E2
E3
E4
E5
E6
E7
E8
E1
E3
E5
E2
E4
E6 E8
E7
Dest. Element Index = 1
Dest. Frame Index = 2
Dest. Element Index = 4
Dest. Frame Index = 1
0x00
0x04
0x08
0x0C
0x0
0x4
0x0
0x4
0x0
0x4
0x0
E7/8
E1/3/5/7 E2/4/6/8
Source Element Index = 12
Source Frame Index = 1
The example assumes the following setup.
Read Element Size = 8 bit
Write Element Size = 8 bit
Element Count = 2
Frame Count = 4
f2
f3
f4f1
Module Operation
www.ti.com
704
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Direct Memory Access Controller (DMA) Module
20.2.4.7 Current Destination Address
The current destination address field contains the current working destination address during a DMA
transaction. The current destination address is incremented during post-increment addressing mode or
indexing mode.
20.2.4.8 Current Transfer Count
The current transfer count stores the remaining number of elements to be transferred in a block. It is
decremented by one for each element read from the source location.
Figure 20-6, Figure 20-7, and Figure 20-8 show some examples of DMA transfers.
Figure 20-6. DMA Transfer Example 1
Figure 20-7. DMA Indexing Example 1
To Next Page
Loading...
Need help?
General
