www.ti.com
DCAN Control Registers
1461
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Controller Area Network (DCAN) Module
27.17.3 Error Counter Register (DCAN ERRC)
Figure 27-22. Error Counter Register (DCAN ERRC) [offset = 08h]
31 16
Reserved
R-0
15 14 8 7 0
RP REC TEC
R-0 R-0 R-0
LEGEND: R = Read only; -n = value after reset
Table 27-9. Error Counter Register (DCAN ERRC) Field Descriptions
Bit Field Value Description
31-16 Reserved 0 These bits are always read as 0. Writes have no effect.
15 RP Receive Error Passive
0 The Receive Error Counter is below the error passive level.
1 The Receive Error Counter has reached the error passive level as defined in the CAN
Specification.
14-8 REC 0-7Fh Receive Error Counter. Actual state of the Receive Error Counter. (Values from 0 to 127).
7-0 TEC 0-FFh Transmit Error Counter. Actual state of the Transmit Error Counter. (Values from 0 to 255).
To Next Page
Loading...
