System and Peripheral Control Registers
www.ti.com
164
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Architecture
Table 2-33. Clock Domain Disable Set Register (CDDISSET) Field Descriptions (continued)
Bit Field Value Description
2 SETVCLKPOFF Set VCLK_periph domain.
0 Read: The VCLK_periph domain is enabled.
Write: The VCLK_periph domain is unchanged.
1 Read: The VCLK_periph domain is disabled.
Write: The VCLK_periph domain is set to the enabled state.
1 SETHCLKOFF Set HCLK and VCLK_sys domains.
0 Read: The HCLK and VCLK_sys domain is enabled.
Write: The HCLK and VCLK_sys domain is unchanged.
1 Read: The HCLK and VCLK_sys domain is disabled.
Write: The HCLK and VCLK_sys domain is set to the enabled state.
0 SETGCLK1OFF Set GCLK1 domain.
0 Read: The GCLK1 domain is enabled.
Write: The GCLK1 domain is unchanged.
1 Read: The GCLK1 domain is disabled.
Write: The GCLK1 domain is set to the enabled state.
To Next Page
Loading...
